Abstract-In this letter, we demonstrate that all-optical network subsystems, offering intelligence in the optical layer, can be constructed by functional integration of integrated all-optical logic gates and flip-flops. In this context, we show 10-Gb/s all-optical 2-bit label address recognition by interconnecting two optical gates that perform XOR operation on incoming optical labels. We also demonstrate 40-Gb/s all-optical wavelength-switching through an optically controlled wavelength converter, consisting of an integrated flip-flop prototype device driven by an integrated optical gate. The system-level advantages of these all-optical subsystems combined with their realization with compact integrated devices, suggest that they are strong candidates for future packet/label switched optical networks.
have been reported, for solving the mismatch between fiber capacity and router packet forwarding capacity. Optical label swapping (OLS) [2] [3] [4] [5] has been recently reported where intelligent functionalities such as label processing and routing are realized through electronics and advanced, yet complex, integrated devices. Considerable work on OLS labeling has been also reported for coding low-rate labels in different modulation [2] using customized transmitter designs. Up to now, packet routing with lower bit-rate labels has been reported, ranging from megabits per second up to 10-Gb/s labels [3] , [4] . In the last years, research on all-optical signal processing has been fueled through research projects Manuscript received April 7, 2006 ; revised June 8, 2006 . This work was supported by the European Commission through projects IST-LASAGNE (FP6-507509), IST-e-Photon/ONe (FP6-001933), and IST-e-Photon/ONe+ (FP6-027497 [6]- [8] and the creation of companies offering integrated devices. In order for optical switching to emerge as a viable technological solution, all-optical network subsystems implementations/designs must be capable of processing high-rate packet traffic with bit-serial labels, therefore yielding increased bandwidth utilization while avoiding customized transmitter configurations. These subsystems must also be implemented using a single cost-effective photonic integration technology based on monolithic or hybrid integration or combination of both and not customized and costly solutions.
In this letter, we analyze two all-optical network subsystems; a label processor capable of recognizing 10-Gb/s incoming labels and a 40-Gb/s optically controlled wavelength converter, driven by a flip-flop prototype device. These subsystems can operate at high-speed with low guardband requirements and are implemented using a single integration technology. Research on integration of multiple gates on a chip [7] suggests that the subsystems could be integrated on the same chip, avoiding fiber-to-chip coupling and reducing packaging and pigtailing costs.
II. ALL-OPTICAL ROUTING CONCEPT Fig. 1 shows the block diagram of the processing core of an all-optical label swapper (AOLS) [6] . The system consists of an array of label processors and optical flip-flops connected to a 40-Gb/s wavelength converter. All-optical label extraction, single pulse extraction, and local label generation using semiconductor optical amplifier Mach-Zehnder interferometer (SOA-MZI) gates is performed as described in [6] . Each label processor compares the incoming label with one permutation and generates a single pulse if a match occurs [6] . Each branch of label processors is connected to an all-optical flip-flop, emitting at two wavelengths , for the case of a 4 4 AOLS node. The common wavelength is filtered, allowing one of the four wavelengths to propagate depending on which label generated the matching pulse. The flip-flop device is based on two coupled MZI gates, as shown in Fig. 2(a order to obtain a very fast switching time. Each gate is powered by one continuous-wave (CW) signal, forming a bistable element with two wavelength states. Toggling between states is achieved by injecting a pulsed signal to one of the two gates to "set" the device and a delayed version to "reset" to the previous state. The amount of delay between set and reset pulses defines the duration for which the device is in the set state, and for the AOLS scenario, it is equal to the packet length. A prototype device comprising two flip-flops on a single chip was fabricated by the Center for Integrated Photonics. Fig. 2(b) shows the silica waveguide motherboard showing the two MZI structures. Fig. 2(c) shows the precision-diced daughterboard with flip-chipped twin SOA devices. Packet routing is achieved by connecting the output of the flip-flop to an SOA-MZI wavelength converter. Depending on which label processor generated a matching pulse, the appropriate flip-flop is set, emitting at one of the four wavelengths to which the payload will be converted, as shown in Fig. 1 . Fig. 3 shows the two experimental setups that were used to demonstrate each subsystem individually. Fig. 3(a) shows the experimental setup of the label processor. A suitable transmitter was implemented, generating the label patterns and the clock signal used as input to the optical gates. A pulse-generating laser was used as the clock source, whereas the labels and control signal were modulated using high-speed pattern generators. The label processor consists of two cascaded SOA-MZI optical gates configured to perform XOR operation on the incoming and local labels. A matching pulse appears at the output of the subsystem only if a complete match occurs. Polarization control was only necessary at the input of each gate, since the SOAs used had low polarization dependence. The optical delay lines were used to fine-tune the synchronization between interacting signals within the optical gates and the variable optical attenuators were used to adjust each signal power for optimized switching within the SOAs. Fig. 3(b) shows the experimental setup for the tunable wavelength converter used to demonstrate the concept of all-optical routing. Two CW optical sources emitting at 1559 and 1562 nm were used for providing the two states to the optical flip-flop prototype. A pulsed signal was also generated by modulating a CW laser emitting at 1565 nm that acted as the control pulse providing the SET and RESET signals. The signal had a pulsewidth of 400 ps and a period of 13 ns. The flip-flop output was connected to the wavelength converter, realized using an SOA-MZI gate operated in push-pull mode. A counterpropagating holding beam was also used for removing transients within the SOAs and reshaping the generated CW signal from the flip-flop. Finally, a 40-Gb/s pattern generator was used to modulate data on short pulses provided by a pulse generating laser. Depending on the measurement required, the pattern generator was programmed to produce continuous or packet-mode 40-Gb/s data. Fig. 4 shows typical experimental results of the 10-Gb/s label processor. Fig. 4(a) and (b) shows 2-bit label combinations to be compared. Each label is spaced 2.7 ns, whereas the "111" combination was included for assisting the synchronization of signals during the experiment. The local and incoming labels were synchronized so as "01" coincides with "10" giving a complete match. The generated matching pulse at the output of the label processor is shown in Fig. 4(c) verifying the operation of the subsystem. Fig. 4(d) and (e) shows the eye diagrams of "1" and "0" levels, revealing an extinction ratio of 10 dB. Figs. 5 and 6 show experimental results of the 40-Gb/s optically controlled wavelength converter. In order to assess the quality of the CW signal provided by the flip-flop, static bit-error-rates (BERs) were measured using continuous 40-Gb/s data. Specifically, the flip-flop state was controlled so as either the 1559 or 1562 nm was the dominant state. Fig. 5 shows the BER measurements for back-to-back and wavelength conversion using CW light from a tunable laser source and from CW light provided by the flip-flop. The power penalty was measured to be less than 1.6 dB when wavelength converting from the tunable source and the flip-flop prototype for both wavelengths. There was a polarization drift between the transmitter and the optical subsystems due to the implementation using long fibers and bulk fiber-pigtailed components, which gave a small fluctuation during the BER measurements. The polarization drift affected the input signals to the flip-flop and the wavelength converter, due to the polarization dependence of the silica motherboard. Higher stability can be obtained by minimizing the length of the fiber interconnections between the active and passive components or the implementation of the subsystems on a single chip [11] . The flip-flop was operated using the pulsed signal to achieve dynamic switching between states. The RESET pulse was delayed 2 ns with respect to the SET pulse, corresponding to the duration of a single packet. Data packets were produced by programming the 40-Gb/s pattern generator to produce 1.6-ns packets separated by 2.7 ns. Fig. 6 shows oscilloscope traces. Fig. 6(a) shows the incoming packets, and Fig. 6(b) shows the CW generated from the optical flip-flop, when triggered by the SET and RESET pulses. Fig. 6(c) shows the corresponding wavelength-converted packets. The flip-flop exhibited an extinction ratio of 8.5 dB, which was the main reason of crosstalk from remaining packets. The SOAs were driven with 150 and 340 mA in the flip-flop and the wavelength converter, respectively. The SET/RESET optical signals were found to be polarization-independent and no significant signal-to-noise ratio degradation was observed at the output of the system. The reduced extinction ratio of the flip-flop can be enhanced by using a 2R regenerator at the processor/node output in order to allow for new data packets to be inserted. Higher extinction ratio greater than 20 dB can also be achieved by optimizing the current device design or utilizing a different flip-flop configuration [10] . In the case where more label bits are required, a feedback-based XOR correlator can be used [9] . The flip-flop prototype has two independent MZI optical flip-flops for generating four different wavelengths. Hence, a single device is sufficient for a 4 4 core node.
III. IMPLEMENTATION OF SUBSYSTEMS

IV. RESULTS
V. CONCLUSION
We have demonstrated that all-optical network subsystems can be built by functional interconnection of SOA-MZI based integrated devices. Successful label recognition and optically controlled wavelength conversion of short optical packets was shown with fast-switching prototypes.
